Midas: An FPGA-based Architecture Simulator for Multiprocessors

ثبت نشده
چکیده

We present Midas, an economical FPGA-based architecture simulator that allows rapid early design-space exploration of manycore systems. Midas models target-system timing and functionality separately, and it employs hostmultithreading for an efficient FPGA implementation. It is a high-throughput, cycle-accurate full-system simulator, capable of booting real operating systems. The Midas prototype runs on a single Xilinx Virtex-5 FPGA board and simulates a 64-core shared-memory target machine. We evaluate its performance using a modern parallel benchmark suite running on our manycore research operating system, achieving two orders of magnitude speedup compared to a widely-used software-based architecture simulator.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Evaluation of RISC-V RTL with FPGA-Accelerated Simulation

This paper presents a fast and accurate simulation methodology for performance, power, and energy evaluation in the hardware/software co-design flow. Cycle-level microarchitectural software simulation is the bottleneck of the hardware/software co-design cycle due to its slow speed and the difficulty of simulator validation. While sampling methodologies can ameliorate some of these challenges, w...

متن کامل

MIDAS: An Execution-Driven Simulator for Active Storage Architectures

Many applications today are highly data intensive and have stringent performance requirements. In order to meet the performance demands of these applications, we need to optimize both the processing and I/O subsystems. One promising approach to optimize performance is to use “Active Storage” systems, where we use disk drive controllers and storage array controllers as offload processors for the...

متن کامل

Auto-Scale Factor algorithm for MIMO channel hardware simulator: Toward higher and stable SNR

A hardware simulator facilitates the test and validation cycles by replicating channel artefacts in a controllable and repeatable laboratory environment. In this paper, a new Auto-Scale Factor (ASF) based architecture of the digital block of the hardware simulator for MIMO radio propagation channel is introduced. A detailed study shows that this architecture increases the Signal-to-Noise Ratio ...

متن کامل

RSIM An Execution Driven Simulator for ILP Based Shared Memory Multiprocessors and Uniprocessors

This paper describes RSIM the Rice Simulator for ILP Multiprocessors Version RSIM sim ulates shared memory multiprocessors and unipro cessors built from processors that aggressively ex ploit instruction level parallelism ILP RSIM is execution driven and models state of the art ILP pro cessors an aggressive memory system and a multi processor coherence protocol and interconnect includ ing conten...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009